







UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/773,164	01/31/2001	Carsten Noeske	Micronas.5873	6108
. 75	590 04/20/2004		EXAMINER	
Samuels, Gauthier & Stevens LLP			DO, CHAT C	
Suite 3300 225 Franklin Street			ART UNIT	PAPER NUMBER
Boston, MA 02110			2124	a
			DATE MAILED: 04/20/2004	- T

Please find below and/or attached an Office communication concerning this application or proceeding.

			<b>—</b> )	MZG		
•		Application No	Applicant(s)			
		09/773,164	NOESKE, CARS	TEN		
	Office Action Summary	Examiner	Art Unit			
		Chat C. Do	2124			
Period fo	The MAILING DATE of this communicat or Reply	ion appears on the cover s	heet with the correspondence a	ddress		
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communication of the provided for reply specified above is less than thirty (30) date of period for reply is specified above, the maximum statutor are to reply within the set or extended period for reply will, are to reply within the set or extended period for reply will, are to reply within the set or extended period for reply will, are to reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION.  CFR 1.136(a). In no event, however ation. ys, a reply within the statutory minim y period will apply and will expire SI by statute, cause the application to be	er, may a reply be timely filed  sum of thirty (30) days will be considered time  X (6) MONTHS from the mailing date of this ecome ABANDONED (35 U.S.C. § 133).			
Status	•					
1)⊠	Responsive to communication(s) filed o	n <u>20 January 2004</u> .				
,—	This action is <b>FINAL</b> . 2b) This action is non-final.					
3)□						
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-11 is/are pending in the appl 4a) Of the above claim(s) is/are v Claim(s) is/are allowed.  Claim(s) 1-11 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction	vithdrawn from considerat	·			
Applicat	ion Papers					
10)□	The specification is objected to by the Extra drawing(s) filed on is/are: a)  Applicant may not request that any objection Replacement drawing sheet(s) including the The oath or declaration is objected to by	accepted or b) objeen to the drawing(s) be held in correction is required if the	n abeyance. See 37 CFR 1.85(a). drawing(s) is objected to. See 37 C			
Priority (	under 35 U.S.C. § 119					
12)□ a)	Acknowledgment is made of a claim for  All b) Some * c) None of:  1. Certified copies of the priority doc  2. Certified copies of the priority doc  3. Copies of the certified copies of the application from the International See the attached detailed Office action for	cuments have been receiv cuments have been receiv he priority documents hav Bureau (PCT Rule 17.2(a	ved. ved in Application No ve been received in this Nationa a)).	al Stage		
Attachmer	nt(s)					
2) Notice 3) Information	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO- mation Disclosure Statement(s) (PTO-1449 or PTO er No(s)/Mail Date	948) P D/SB/08) 5) D	nterview Summary (PTO-413) Paper No(s)/Mail Date Notice of Informal Patent Application (PTO) Other:	ГО-152)		

Art Unit: 2124

#### **DETAILED ACTION**

- 1. This communication is responsive to Amendment A, filed 01/20/2004.
- 2. Claims 1-11 are pending in this application. Claims 1 and 7 are independent claims. In Amendment A, claims 12-18 are cancelled. This action is made final.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-4 and 6-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Deutsch et al. (U.S. 4,031,377).

Re claim 1, Deutsch et al. disclose in Figure 1 a computing device on a monolithic integrated circuit for multiplying together a digitized multiplier signal value (C or output of 82) and a digitized multiplicand signal value (S or output of 81), computing device comprising: an input interface (81) that receives multiplicand and provides a received multiplicand indicative thereof (80); a first place shifting device (13) that includes a first logical assignment circuit to shift data bits of received multiplicand in response to a first shift command signal (17-21), and provides a first shifted signal indicative thereof (26); a second place shifting device (12) that includes a second logical assignment circuit to shift data bits of received multiplicand in response to a second shift

Art Unit: 2124

command signal (16), and provides a second shifted signal indicative thereof (25); means for summing (27) first and second shifted signals (A and B) to provide a summed signal value that is indicative of the product of multiplier and multiplicand (28'); and a control device (14) that receives a signal indicative of multiplier (15), and generates first (16) and second shift command signals (18-21) indicative of multiplier value.

Re claim 2, Deutsch et al. further disclose in Figure 1 a memory device for storing summed signal, and for providing past values of summed signal value (83).

Re claim 3, Deutsch et al. further disclose in Figure 1 means for summing receives and sums a signal value from memory device indicative of a past value of summed signal value with first and second shifted signals to provide summed signal value (83 acts as an accumulator to sum all the terms).

Re claim 4, Deutsch et al. further disclose in Figure 1 first place shifting device (13) comprises a first sign inverter (table III in col. 6) that receives and selectively inverts the sign of received multiplicand (S) to provide a second sign inverted received multiplicand signal that is input to first logical assignment circuit (13) for bit shifting (col. 5 lines 10-15 and table III in col. 6).

Re claim 6, Deutsch et al. further disclose in Figure 1 control unit (14) generates a first sign inversion command signal (17-19) in response to multiplier value, wherein first sign inversion signal is input to first sign inverter to selectively enable the sign inversion (table III in col. 6).

Re claim 7, it is a means claim of claim 1. Thus, claim 7 is also rejected under the same rationale in the rejection of rejected claim 1.

Art Unit: 2124

Re claim 8, it is a means claim of claim 2. Thus, claim 8 is also rejected under the same rationale in the rejection of rejected claim 2.

Re claim 9, it is a means claim of claim 3. Thus, claim 9 is also rejected under the same rationale in the rejection of rejected claim 3.

Re claim 10, it is a means claim of claim 4. Thus, claim 10 is also rejected under the same rationale in the rejection of rejected claim 4.

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5 and 11 are rejected under 35 U.S.C. 103(a) as being obvious over Deutsch et al. (U.S. 4,031,377), as applied to claim 4 above, in view of Main (U.S. 5,402,369).

Re claim 5, Deutsch et al. do not disclose in Figure 1 a second place shifting device comprises a second sign inverter that receives and inverts the sign of received multiplicand to provide a sign inverted received multiplicand signal that is input to second logical assignment circuit for bit shifting. However, Main discloses in Figure 1 that the multiplier can be factored as multiple plus or minus terms in col. 5 lines 10-15. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add an inverter in the first place shifting device as seen in Main's reference into Deutsch et al.'s reference because it would enable to compute the

Art Unit: 2124

product faster and more efficient (without the first inverter, the system has to bypass the first place shifting device and subtract in the next clock using the second place shifting device).

Re claim 11, it is a means claim of claim 5. Thus, claim 11 is also rejected under the same rationale in the rejection of rejected claim 5.

# Response to Arguments

- 7. Applicant's arguments filed 01/20/2004 have been fully considered but they are not persuasive.
  - a. The applicant argues in page 6 for claims 1 and 7 that Deutsch fails to reveal that the device is located on a monolithic integrated circuit.

In response to applicant's arguments, the recitation "monolithic integrated circuit" has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

b. The applicant argues in page 7 first paragraph for claims 1 and 7 that the system of Deutsch is not a clocked system.

Art Unit: 2124

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "clocked system") are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

c. The applicant argues in page 7 second paragraph for claim 1 that Deutsch clearly fails to disclose "means for summing said first and second shifted signals to provide a summed signal that is indicative of the product of said multiplier and said multiplicand."

The examiner respectfully submits that Deutsch clearly discloses the present invention application as cited above in Figure 1 the "means (adder 27) for summing said first and second shifted signals (12 for S and 13 for C) to provide a summed signal (81) that is indicative of the product of said multiplier and said multiplicand (28'as X=SC)"

#### Conclusion

8. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Art Unit: 2124

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (703) 305-5655. The examiner can normally be reached on M => F from 7:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (703) 305-9662. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do

Examiner
Art Unit 212

DIMARY ENA

April 8, 2004